|
Size: 588
Comment: comp eng, not comp arch
|
Size: 646
Comment: converted to 1.6 markup
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 1: | Line 1: |
| This unit serves as a follow on from ["ComputerEngineeringENGT1300"]. It covers boolean logic, designing and testing boolean circuits, KarnaughMaps, error testing, race conditions, hazards, StateMachines, SequentialCircuits and ["VHDL"]. | ## page was renamed from DigitalSystemDesignENGT2301 This unit serves as a follow on from [[ComputerEngineeringENGT1300]]. It covers boolean logic, designing and testing boolean circuits, KarnaughMaps, error testing, race conditions, hazards, StateMachines, SequentialCircuits and [[VHDL]]. |
| Line 7: | Line 8: |
| [http:// Unit website] | [[http://|Unit website]] |
| Line 9: | Line 10: |
| [http://handbooks.uwa.edu.au/units/engt/engt2301 Handbook entry] | [[http://handbooks.uwa.edu.au/units/engt/engt2301|Handbook entry]] |
This unit serves as a follow on from ComputerEngineeringENGT1300. It covers boolean logic, designing and testing boolean circuits, KarnaughMaps, error testing, race conditions, hazards, StateMachines, SequentialCircuits and VHDL.
From memory, there are 4 or 5 assessed labs for this unit, two tests and an exam. Very little study or attendance is required, but reading the notes is essential. The unit would seemingly be scaled down.
Taken by CharlieMusca
